Improving Efficiency and Reducing Clock Speed RequirementSimultaneously in Delta Sigma Modulator Transmitter
محل انتشار: دومین کنفرانس پژوهش های کاربردی در مهندسی برق
سال انتشار: 1400
نوع سند: مقاله کنفرانسی
زبان: انگلیسی
مشاهده: 213
فایل این مقاله در 7 صفحه با فرمت PDF قابل دریافت می باشد
- صدور گواهی نمایه سازی
- من نویسنده این مقاله هستم
استخراج به نرم افزارهای پژوهشی:
شناسه ملی سند علمی:
AREEI02_019
تاریخ نمایه سازی: 6 تیر 1401
چکیده مقاله:
This paper introduces an architecture to enhance efficiency and reduce clock speed requirement of the Delta–Sigma Modulator (DSM)–transmitters. For this purpose, the quantization noise reduction technique and timeinterleavedparallel DSM are used. By using this combined technique with four-branch time-interleaved DSM for anlong-term evolution (LTE) signal with ۱.۹۲ MHz bandwidth, ۷.۸ dB peak to average power ratio (PAPR) and anoversampling ratio (OSR) of ۱۶, the coding efficiency (CE) of transmitter is improved from ۹.۷% to ۲۲.۳% with ۴۲dBsignal to noise and distortion ratio (SNDR) while the clock speed is only ۷.۶۸ MHz. it is four times lower than the clockspeed requirement of conventional DSM to achieve the same SNDR.
کلیدواژه ها:
Delta–sigma modulator (DSM) ، long-term evolution (LTE) ، coding efficiency (CE) ، signal to noise and distortionratio (SNDR) ، power amplifier (PA).
نویسندگان
Nasser Erfani Majd
Department of Electrical Engineering, Shohadaye Hoveizeh Campus of Technology, Shahid Chamran University of Ahvaz,Dasht-e Azadegan, Khuzestan, Iran.
Rezvan Fani
Department of Electrical Engineering, Shohadaye Hoveizeh Campus of Technology, Shahid Chamran University of Ahvaz,Dasht-e Azadegan, Khuzestan, Iran.