Pipeline Implementation of High Throughput AES Algorithm on FPGA for Data Storage
سال انتشار: 1396
نوع سند: مقاله کنفرانسی
زبان: انگلیسی
مشاهده: 405
فایل این مقاله در 7 صفحه با فرمت PDF و WORD قابل دریافت می باشد
- صدور گواهی نمایه سازی
- من نویسنده این مقاله هستم
استخراج به نرم افزارهای پژوهشی:
شناسه ملی سند علمی:
CITCOMP02_312
تاریخ نمایه سازی: 7 اسفند 1396
چکیده مقاله:
AES algorithm is one of the most popular encryption algorithms. Various means of AES algorithm implementation on FPGA attributed to the application and internal blocks complexity. In this study, we have analyzed different blocks of AES algorithm and proposed a model for its FPGA implementation of encryption/decryption parts. Pipeline structure is employed for achieving High throughput as well as diminished area extent. To reach desired throughput rate of AES algorithm in data storage network, a combined approach of memory utilization with GF (24) is applied. Special multiplexer based architecture is employed underlain S-Box block to attain least possible slices. Synthesize output of Encryption/Decryption implementation on Xillinx Virtex 5, 60GB/sec throughput and 460 MHz operational frequency, represent superior results in juxtaposition with best previous works.
کلیدواژه ها:
نویسندگان
Hossein Koozehgar
Department of Electrical and Computer Engineering, Science and Research Branch, Islamic Azad University, Tehran, Iran