Scalability and Performance of Dual Wire Gate All Around Nanosheet FETs in Next-Generation Electronics

سال انتشار: 1403
نوع سند: مقاله کنفرانسی
زبان: انگلیسی
مشاهده: 18

فایل این مقاله در 7 صفحه با فرمت PDF قابل دریافت می باشد

استخراج به نرم افزارهای پژوهشی:

لینک ثابت به این مقاله:

شناسه ملی سند علمی:

RESIST02_026

تاریخ نمایه سازی: 9 اسفند 1403

چکیده مقاله:

In this paper, we propose a new variation of the Gate All Around Nanosheet Field Effect Transistor (GAA NS FET), incorporating Dual Wire (DW) strained channels. We examine its electrical performance at a temperature of ۳۰۰K and compare it with the Conventional DW GAA NS FET and the Conventional GAA FET. Our study investigates the impact of electrostatic control on DC and analog parameters, such as gate capacitance and transconductance, for all three device types. The channel regions of the proposed structures are composed of Silicon Germanium (Si/Ge/Si), and the combination of strain and the heterojunction design leads to significant enhancements in device performance. To accurately model the semiconductor device, we solve the Density Gradient (DG) equation self-consistently, applying the Shockley-Read-Hall (SRH) equation to estimate carrier generation, while also considering the effects of bandgap narrowing on transport behavior and accounting for Auger recombination. Notably, at ۳۰۰K, the Conventional DW GAA NS FET demonstrates a substantial improvement in both Ion and Ioff compared to the Conventional GAA FET.

نویسندگان

Reza Abbasnezhad

Department of Electrical Engineering, Shabestar Branch, Islamic Azad University, Shabestar, Iran

Hassan Rasooli Saghai

Department of Electrical Engineering, Tabriz Branch, Islamic Azad University, Tabriz, Iran

Reza Hosseini

Department of Electrical Engineering, Khoy Branch, Islamic Azad University, Khoy, Iran

Aliasghar Sedghi

Department of Physics, Shabestar Branch, Islamic Azad University, Shabestar, Iran

Ali Vahedi

Department of Physics, Tabriz Branch, Islamic Azad University, Tabriz, Iran