Performance Enhancement of a 10-Bit 50-MS/s Open Loop Pipelined ADC Using a Novel Digital Calibration

سال انتشار: 1391
نوع سند: مقاله کنفرانسی
زبان: انگلیسی
مشاهده: 1,024

فایل این مقاله در 5 صفحه با فرمت PDF قابل دریافت می باشد

استخراج به نرم افزارهای پژوهشی:

لینک ثابت به این مقاله:

شناسه ملی سند علمی:

ICEE20_164

تاریخ نمایه سازی: 14 مرداد 1391

چکیده مقاله:

In this paper, a 10-bit 50-Msample/s pipelined ADC by using dynamic charge injection technique is presented. By the proposed scheme, the input voltage range is increased and powerconsumption is reduced. For the calibration of the output codes, a new method is presented which uses polynomial inverse function.By the use of the inverse function and simultaneously adjustment of both the weights of stages and coefficients of polynomials,linearity is achieved. The proposed ADC is designed and simulated in a 90-nm CMOS technology. Simulation results show that the ADC achieves a peak signal-to-noise-and-distortion ratio(SNDR) of 59 dB, a peak spurious-free dynamic range (SFDR) of 72.5 dB. The ADC’s power consumption (without calibrationcircuitry) is 1 mW (without calibration circuitry

نویسندگان

HamidReza Mafi

University of Qazvin

Hossein Shamsi

K. N. Toosi University

Reza Mohammadi

K. N. Toosi University