FPGA Implementation of a Channel Noise Canceller for Image Transmission

سال انتشار: 1389
نوع سند: مقاله کنفرانسی
زبان: انگلیسی
مشاهده: 1,883

فایل این مقاله در 6 صفحه با فرمت PDF قابل دریافت می باشد

استخراج به نرم افزارهای پژوهشی:

لینک ثابت به این مقاله:

شناسه ملی سند علمی:

ICMVIP06_007

تاریخ نمایه سازی: 20 فروردین 1390

چکیده مقاله:

An FPGA-based channel noise canceller using a fixed-point standard-LMS algorithm for image transmission is proposed. The proposed core is designed in VHDL93 language as basis of FIR adaptive filter. The proposed model uses 12-bits word-length for digital input data while internal computations are based on 17-bits word-length because of considering guard bits to prevent overflow. The designed core is FPGA-brand-independent, thus can be implemented on any brand to create a system-on-programmable-chip (SoPC). In this paper, XILINX SPARTAN3E and VIRTEX4 FPGA series are used as implementation platform. A discussion is made on DSP, Hardware/Software co-design and pure-hardware implementations. Although using a purehardware implementation results in better performance, it is more complex than other structures. Results obtained show improvements in area-resource utilization, convergence speed and performance in the designed pure-hardware channel noise canceller core.

نویسندگان

Omid Sharifi Tehrani

M.Sc. in Communication Engineering, Islamic Azad University-Najafabad Branch, Young Researchers Club-Majlesi Branch, HESA Aviation Industries

Mohsen Ashourian

Assistant Professor, IAU Majlesi Branch,

Payman Moallem

Assistant Professor, University of Isfahan