Evaluation of Cache Coherence Protocols in terms of Power and Latency in Multiprocessors

سال انتشار: 1395
نوع سند: مقاله کنفرانسی
زبان: انگلیسی
مشاهده: 825

فایل این مقاله در 9 صفحه با فرمت PDF قابل دریافت می باشد

استخراج به نرم افزارهای پژوهشی:

لینک ثابت به این مقاله:

شناسه ملی سند علمی:

RSTCONF03_164

تاریخ نمایه سازی: 6 بهمن 1395

چکیده مقاله:

The shared memory multiprocessors suffer with significant problem of accessing shared resources in a sharedmemory it will result in longer latencies. Consequently, the performance of the system will get affected. Withthe object of solving the problem of increased access latency due to large number of processors with sharedmemory, Cache is being used. Every processor has its own private cache, now they can update or access thedata comfortably but again it leads to another serious issue i.e. cache coherency. The magnitude of the potentialperformance difference between the various cache coherency approaches indicates that the choice of coherencesolution is very important in the design of an efficient shared-bus multiprocessor, since it may limit the numberof processors in the system. In this paper we evaluate a typical multiprocessor system in terms of power andlatency with different cache coherence protocols which GEM5 simulator is used. The traffic is generated withfive injection rates (0.1, 0.2, 0.3, 0.4 and 0.5). Power and latency analyzing figures make up and appear inexperimental result. The result shows MOESI_CMP_token has maximum latency and power consumption.

نویسندگان

Babak Aghaei

Department of Computer Engineering, Malekan Branch, Islamic Azad University, Malekan, Iran

Negin Zaman-Zadeh

Department of Computer Engineering, Tabriz Branch, Islamic Azad University, Tabriz, Iran

مراجع و منابع این مقاله:

لیست زیر مراجع و منابع استفاده شده در این مقاله را نمایش می دهد. این مراجع به صورت کاملا ماشینی و بر اساس هوش مصنوعی استخراج شده اند و لذا ممکن است دارای اشکالاتی باشند که به مرور زمان دقت استخراج این محتوا افزایش می یابد. مراجعی که مقالات مربوط به آنها در سیویلیکا نمایه شده و پیدا شده اند، به خود مقاله لینک شده اند :
  • N. Agarwal, T. Krishna, L.-S. Peh, and N. K. Jha, ...
  • P. A. Manoj Kumar, "A Survey ofCache Coherence Protocols in ...
  • S. Lametti, "Cache Coherence Techniques, " Master's thesis, School of ...
  • P. Stenstrom, "A survey of cache coherence schemes for multipro ...
  • J. Protic, M. Tomasevic, and V. Milutinovic, Distributed shared memory: ...
  • J. Archibald and J.-L. Baer, "Cache coherence protocols: Evaluation using ...
  • SOCS, " Ph.D. Ph.D. thesis, School of Electrical and Computer ...
  • A. Agarwal, R. Simoni, J. Hennessy, and M. Horowitz, "An ...
  • N. Binkert, B. Beckmann, G. Black, S. K. Reinhardt, A. ...
  • N. L. Binkert, R. G. Dreslinski, L. R. Hsu, K. ...
  • I. Atta, P. Tozun, A. Ailamaki, and A. Moshovos, "Slicc: ...
  • A. Kivity, Y. Kamay, D. Laor, U. Lublin, and A. ...
  • T. Sherwood, E. Perelman, G. Hamerly, and B. Calder, "Automatically ...
  • Gem5. (2014, 16 Nov. 2014). Gem5.org. Available: _ _ Lage ...
  • J. M. Owen, M. D. Hummel, D. R. Meyer, and ...
  • J. Keller, "The 21264: a superscalar Alpha processor with out-of-order ...
  • نمایش کامل مراجع