Evaluation and designing a fault detection system and tolerance in analog and digital circuits

سال انتشار: 1394
نوع سند: مقاله کنفرانسی
زبان: انگلیسی
مشاهده: 530

فایل این مقاله در 10 صفحه با فرمت PDF قابل دریافت می باشد

استخراج به نرم افزارهای پژوهشی:

لینک ثابت به این مقاله:

شناسه ملی سند علمی:

CRSTCONF02_003

تاریخ نمایه سازی: 21 شهریور 1395

چکیده مقاله:

Accurate fault detection in term of the parameters such as voltage, current, gain and overall consumed energy in digital and analog circuits needs circuit simulating using accurate parameters under the real condition and real inputs. The reason for needing the fault correction operation in the destination is reduction of the transmission fault and lack of requiring the transmitters’ power increase. Of course, is should be noted that since the faultcorrection operation in required to add extra information to the transmitted data; the transmission rate would be higher which needs more bandwidth. Also, block codes,convolution coded and mix operation are described. Using the block coding which is performed on the bit’s blocks, it is possible to reduce the fault in decoded data. Using theconvolution encoding and hamming code which is applied on each of the bits, in addition to reducing the fault possibility in decoded data, it is possible to change the code rate considering the channel conditions such as raining etc. Making use of the mixing operation also causes the security of the transmitted information against fading, batching and etc. in this paper, by investigating the fault correction methods, we will investigate the low cost fault detection (LCFD) in all single-bit complex circuits and evaluate the characteristics of the circuit in vicinity of the fault.

کلیدواژه ها:

Fault detection system ، Fault tolerance ، analog and digital circuits ، FEC ، LCFD

نویسندگان

Mohammad Reza Hemmati

department of computer,najafabad branch,islamic azad university,najaf abad,iran

Saeed Nasri

Assistant Professor Faculty of Electrical Engineering Najafabad branch Islamic Azad University ,Najafabad,iran

مراجع و منابع این مقاله:

لیست زیر مراجع و منابع استفاده شده در این مقاله را نمایش می دهد. این مراجع به صورت کاملا ماشینی و بر اساس هوش مصنوعی استخراج شده اند و لذا ممکن است دارای اشکالاتی باشند که به مرور زمان دقت استخراج این محتوا افزایش می یابد. مراجعی که مقالات مربوط به آنها در سیویلیکا نمایه شده و پیدا شده اند، به خود مقاله لینک شده اند :
  • CH. (Kees) van Berkel, Mark B. Josephs and Steven M. ...
  • H. Chang, M. H. Sunwoo, "Design of an Area Efficiet ...
  • H. Chang, M. H. Sunwoo, _ Low Complexity Reed-Solomon Architecture ...
  • Al Davis, Steven M. Nowick, _ Introduction to Asynchronous Circuit ...
  • C. A. R. Hoare, _ C ommunicating Sequential Processes", Commun ...
  • J. Kessels, "VLSI Design of a Low-Power Asynchronous Reed-Solomon Decoder ...
  • Alderighi, M.; D'Angelo, S.; Metra, C.; Sechi, G.R, "Novel faulttolerant ...
  • adder design for FPGA-based systems, " On-Line Testing Workshop, 2001. ...
  • Mojtaba Valinataj, Saeed Safari. _ Fault Tolerant Arithmetic Operations with ...
  • Veeravalli, V.S., "Fault tolerance for arithmetic and logic unit, Southeastcon ...
  • Alain J.Martin, "Synthesis of Asynchronous VLSI Circuits", Technical Report CS-TR-93-28, ...
  • Alain J. Martin, "Asynchronous Datapaths and the Design of an ...
  • A. J. Martin, M. Nystrom, K. P apadantonakis, P. I. ...
  • Edoardo D. Mastrovito, _ Architectures for Computation in Galois Fields", ...
  • Recep O. Ozdag, Peter A. Beerel, "High-Speed QDI Asynchronous Pipelines", ...
  • Christof Paar, "Efficient VLSI Architectures for Bit-Parall Computation in Galois ...
  • Christof Paar & Nikolaus Lange, _ Comparative VLSI Synthesis of ...
  • نمایش کامل مراجع