New approach of constructing ADPLL by a novel Quadrature Ring Oscillator using Low-Q Series LC tanks

سال انتشار: 1394
نوع سند: مقاله کنفرانسی
زبان: انگلیسی
مشاهده: 532

فایل این مقاله در 10 صفحه با فرمت PDF قابل دریافت می باشد

استخراج به نرم افزارهای پژوهشی:

لینک ثابت به این مقاله:

شناسه ملی سند علمی:

ITCC02_068

تاریخ نمایه سازی: 21 شهریور 1395

چکیده مقاله:

Nowadays, the All-Digital Phase-Locked Loop (ADPLL) as a digital electronic circuit is applied in modern communication systems. The main components of ADPLL such as phase detector, loop filter and voltage controlled oscillator which are all digitally discussed in detail. On the other hand, sensitivity to parasitic mismatches in LC oscillators and the limitation of the robustness and the quantization noise cause trying to overcome these challenges by a VCO and also a delta-sigma digital to analog converter which are essential for this aim. A new quadrature oscillator topology which includes four low-Q series LC tanks in a ring structure is employed in this paper. In the following, low distortion delta-sigma MASH architecture includes the advantages and significant specifications to achieve better performance, is explained. The proposed idea relying on studies of ADPLL efforts unlike the most of the previous works uses a ring oscillator. With quadrature ring structure, an ideal condition of implementation is provided that keeps all the advantages of previous works and even better off. To confirm and evaluate the analysis, the proposed structure simulated using TSMC 0.18μm model technology. The results confirm the proposed idea of implementation and higher performance of this structure.

کلیدواژه ها:

All-Digital Phase Locked Loop (ADPLL) ، Digitally Controlled Oscillator (DCO) ، Complementary Metal Oxide Semiconductor (CMOS) ، Quadrature Inverter Based Ring Oscillator ، Series LC tank ، Low-Distortion Delta-Sigma Mash topology ، Low phase noise ، Low Quantization noise

نویسندگان

Marzieh Chaharboor

Graduate student of Electrical and Electronics Engineering, Hadaf University, Sari

Saman Mokhtabad

Graduate student of Electrical and Electronics Engineering, Hadaf University, Sari

Hojat Ghonoodi

PhD. Electrical and Electronics Engineering, NIT University, Babol

مراجع و منابع این مقاله:

لیست زیر مراجع و منابع استفاده شده در این مقاله را نمایش می دهد. این مراجع به صورت کاملا ماشینی و بر اساس هوش مصنوعی استخراج شده اند و لذا ممکن است دارای اشکالاتی باشند که به مرور زمان دقت استخراج این محتوا افزایش می یابد. مراجعی که مقالات مربوط به آنها در سیویلیکا نمایه شده و پیدا شده اند، به خود مقاله لینک شده اند :
  • Jubayer Jalil et al., "EVOLUTION OF DIGITALLY C ONTROLLED O ...
  • C. Chan and O. Choy, 'A low power digital controlled ...
  • R.B. Staszewski, Chih-Ming Hung, N. Barton, Meng- Chang Lee, D. ...
  • L. Fanori, A. Liscidini, and R. Castello, "3.3 GHz DCO ...
  • Roland E. best, Phase locked Loops: Design, Simulation and Applications, ...
  • Federico Bizzarri, "Periodic Small Signal Analysis of a Wide Class ...
  • Deepika Ghai, Neelu Jain, "All-Digital Phase Locked Loop (ADPLL) -A ...
  • Varsha Prasad and Dr Chirag Sharma, "A Review of Phase ...
  • implementation of ADPLL with Ripple Reduction Techniques, " International Journal ...
  • Martin Kumm, H araldKlingbeil and Peter Zipf, _ FPGA-Based Linear ...
  • Wen Li and Jason Meiners, "Introduction To Phase- Lock Loop ...
  • Ali Hajimiri, "Noise in Phase locked loop, " IEEE, 2001. ...
  • Amr M. Fahim, "A Compact, Low-Power Low-Jitter Digital PLL", Solid-State ...
  • Unterassinger, Hartwig, Martin Flatscher, Th Herndl, Jakob Jongsma, and Wolfgang ...
  • «" Interuationl Confcrencc & 3" National Confcrecncc on Ncw Tcchnologics ...
  • J. Silva, U. Moon, J. Steensgaard and G. C. Temes, ...
  • A. Hamoui and K Martin, "Delta-sigma modulator topologies for high-speed ...
  • A. Gothenberg and H. Tenhunen, "Improved cascaded sigma-delta noise shaper ...
  • J. Silva, X. Wang, P. Kiss, U. Moon and G ...
  • P. Kiss, J. Silva, A. Wiesbauer, T. Sun, U. Moon, ...
  • Elektrotechnik und Informationse chnik 127, no. 4 (2010): 86-90. Harvard. ...
  • Pu, YoungGun, et al. "Low-Power, All Digital Phase-Locked Loop with ...
  • Y. Chen, V. Neubauer, Y. Liu, U. Vollerbruch, C. Wicpalek, ...
  • Tohidian, M.; Ahmadi-Mehr, S.A.-R.; Staszewski, R.B., _ Tiny Quadrature Oscillator ...
  • Hajimiri, Ali, and Thomas H Lee. "A general theory of ...
  • B. Razavi, _ study of phase noise in CMOS oscillators, ...
  • CMOS clock and Gb/s-10ء [20] J. Savoj and B. Razavi, ...
  • J. E. Rogers and J. R. Long, :A 10-Gb/s CDDR/DEMU ...
  • Hojat Ghonoodi _ Hossein Miar Naimi." CMOS Automatic ...
  • Phas e/Amplitude Calibration" , Circuits Syst Signal Process (2012) 31:77-91. ...
  • Hossein Miar Naimi _ Hojat Ghonoodi. "Analysis of phase accuracy ...
  • B. Come, R. Ness, S. Donnay, L. Van der Perre, ...
  • I. Fujimori, L. Longo, A. Hairapetian, K. Seiyama, S. Kosic ...
  • 5-V A:ه [26] K. Vleugels, S. Rabii and B. Wooley, ...
  • P. Benabes, A. Gauthier and D. Billet, :New wideband sigma-delta ...
  • J. Steensgaard, H igh-P erformance Data Converters, Ph.D. thesis, The ...
  • نمایش کامل مراجع