RR-SFVP: A Novel Arbitration Unit Design for NoC Router, Ingeniously Fusing the Round Robin Method with Strong Fairness and Variable Priority

سال انتشار: 1404
نوع سند: مقاله ژورنالی
زبان: انگلیسی
مشاهده: 34

فایل این مقاله در 16 صفحه با فرمت PDF قابل دریافت می باشد

استخراج به نرم افزارهای پژوهشی:

لینک ثابت به این مقاله:

شناسه ملی سند علمی:

JR_JECEI-13-2_003

تاریخ نمایه سازی: 19 تیر 1404

چکیده مقاله:

kground and Objectives: A network on Chip (NoC) is a scalable communication framework that supports several cores. In some cases, while designing a customized Network-on-Chip, the communication needs across IP cores are often uneven, resulting in imbalanced loads on the input ports of a router. The arbitration unit plays a crucial role in the design of the NoC micro-router architecture as it substantially influences the performance, chip occupancy, and power consumption of the NoC. Methods: This article presents a router arbitration architecture that utilizes a mix of variable priority arbitration and round-robin methods. The arbitration process evaluates other channels' requests using the Round Robin index within this architectural framework. A novel approach was suggested to integrate a network router unit onto a single chip, offering several benefits compared to earlier methods. The most significant advantage is its variable priority feature, which allows inputs to be assigned different priority levels regardless of the design circuit. The system is meant to prioritize fairness across all requests by sequentially executing them. The second and primary benefit of the developed circuit is its ability to retain the previously assigned virtual channel ID. This feature preserves the provided virtual channel ID and reduces the time required to verify the requested virtual channels in the subsequent cycle.Results: The evaluation process occurs after the flit has been requested to quit the virtual channel and the availability of the corresponding virtual channel has been verified. The simulation findings demonstrate that the RR-SFVP arbitration unit's design is ۱۲.۱% more compact in space than the standard RR approach, offering a promising solution for space-constrained designs. It exhibits ۴.۳% lower power consumption, a significant improvement in energy efficiency, and ۵۵.۱% reduced critical path time, enhancing the system's overall performance. Conclusion: The RR-SFVP technique incorporates all favorable elements in the design of the arbitration unit circuit, such as variable priority and equitable arbitration. Its clear benefits make a strong case for its superiority in the field.

نویسندگان

E. Shafigh Fard

Department of Computer Engineering, Urmia Branch, Islamic Azad University, Urmia, Iran.

M. Jabraeil Jamali

Department of Computer Engineering, Shabestar Branch, Islamic Azad University Shabestar, Iran.

M. Masdari

Department of Computer Engineering, Urmia Branch, Islamic Azad University, Urmia, Iran.

K. Majidzadeh

Department of Computer Engineering, Urmia Branch, Islamic Azad University, Urmia, Iran.

مراجع و منابع این مقاله:

لیست زیر مراجع و منابع استفاده شده در این مقاله را نمایش می دهد. این مراجع به صورت کاملا ماشینی و بر اساس هوش مصنوعی استخراج شده اند و لذا ممکن است دارای اشکالاتی باشند که به مرور زمان دقت استخراج این محتوا افزایش می یابد. مراجعی که مقالات مربوط به آنها در سیویلیکا نمایه شده و پیدا شده اند، به خود مقاله لینک شده اند :
  • L. Benini, G. D. Micheli, T. Tao Ye, Networks on chips, ...
  • A. T S, B. M, U. Sankar S M, R. ...
  • F. Rad, M. Reshadi, A. Khademzadeh, “A novel arbitration mechanism ...
  • S. M. Mamaghani, M. A. Jabraeil Jamali, “A load-balanced congestion-aware ...
  • M. Nirmala, V. Shylaja, “FPGA implementation of priority arbiter-based router ...
  • M. Rezaei-Zare, M. Fathy, A. Rezaei-Z, “Design of a high-performance ...
  • B. Bahrami, M. A. Jabraeil Jamali, S. Saeidi, “ A ...
  • Y. Long Lan, V. Muthukumar, “Efficient virtual channel allocator for ...
  • M. T. Balakrishnan, T. G. Venkatesh, A. Vijaya Bhaskar, “Design and implementation of congestion aware ...
  • W. Zhou, Y. Ouyang, Y. Lu b, H. Liang, “A router architecture with ...
  • L. Liu, Z. Zhu, D. Zhou, Y. Yang, “A fair ...
  • J. Rostami Monfared, A. Mousavi, “Design and simulation of nano-arbiters ...
  • R. Uma, H. Sarojadevi, V. Sanju, "Network-On-Chip (NoC) - routing ...
  • S. Sreekumar, “Literature survey on Network on Chips,” J. Emerging ...
  • W. J. Dally, B. Towles, Principles and Practices of Interconnection ...
  • J. K. Murthy, Nishanth. B. N, “Design and analysis of ...
  • A. Osovsky, D. Starov, O. Stukach, N. Maltseva, D. Surkov, ...
  • A. Toe, S. A. Dianat, Design and Verification of a ...
  • T. Nadu, J. Arjana, “Low latency Noc with dynamic priority ...
  • M. Evripidou, C. Nicopoulos, V. Soteriou, J. Kim, "Virtualizing virtual ...
  • C. A. Nicopoulos, P. Dongkook, K. Jongman, N ...
  • Vijaykrishnan, M. S. Yousif, C. R. Das, "ViChaR: A dynamic ...
  • Z. Fu, X. Ling, “The design and implementation of arbiters ...
  • S. Q. Zheng, M. Yang, “Algorithm-Hardware codesign of fast parallelround-robin ...
  • Y. L. Lee, J. M. Jou, Y. Y. Chen, "A ...
  • M. Oveis-Gharan, G. N. Khan, "Index-based round-robin arbiter for NoC ...
  • O. Gharan, G. N. Khan, "Efficient dynamic virtual channel organization ...
  • J. Luo, W. Wu, Q. Xing, M. Xue, F. Yu, ...
  • A. Mohanty, G. Chiranjeevi, “Comparative analysis of round robin arbiter ...
  • X. Cheng, Y. Wang, H. Jin, P. Li, “A novel ...
  • E. Shafigh Fard, M. A. Jabraeil Jamali, M. Masdari, K. ...
  • S. Das, J. R. Doppa, P. P. Pande et al., ...
  • N. Alfaraj, J. Zhang, Y. Xu, H. J. Chao, "HOPE: ...
  • Y. Xu, B. Zhao, Y. Zhang, J. Yang, "Simple virtual ...
  • V. Dumitriu, G. N. Khan, "Throughput-oriented NoC topology generation and ...
  • M. Oveis-Gharan, G. N. Khan, "Statically adaptive multi fifo buffer ...
  • نمایش کامل مراجع