A New High-Speed Multi-Layer Three-Bits Counter Design in Quantum-Dot Cellular Automata Technology
سال انتشار: 1403
نوع سند: مقاله ژورنالی
زبان: انگلیسی
مشاهده: 94
فایل این مقاله در 12 صفحه با فرمت PDF قابل دریافت می باشد
- صدور گواهی نمایه سازی
- من نویسنده این مقاله هستم
استخراج به نرم افزارهای پژوهشی:
شناسه ملی سند علمی:
JR_JECEI-12-1_016
تاریخ نمایه سازی: 5 دی 1402
چکیده مقاله:
kground and Objectives: Quantum-dot Cellular Automata technology is a new method for digital circuits and systems designs. This method can be attractive for researchers due to its special features such as power consumption, high calculation speed and small dimensions. Methods: This paper tries to design a three-bits counter with minimum area and delay among the other circuits. As the circuit dimensions are reduced, the area and consequently, the delay are decreased, too. Therefore, this paper tries to design a three-bits counter with minimum dimensions and delay. The proposed counter contains ۹۶ cells and is designed in three layers. It has the least area and delay compared to the priors. Results: The circuit simulation illustrates ۰.۰۸ µm۲ of area occupation and one clock cycle delay. In comparison with the best previous design, which includes ۱۱۰ cells, the cells number, area and delay are decreased by ۱۲.۷۲%, ۲۷.۲۷% and ۳۳.۳۳%, respectively. Also, the cost of the circuit has been improved by ۵۴.۳۲%. The power analysis of the design shows ۱۳% reduction in the total energy dissipation of the circuit compared to the best prior work. The circuit reliability versus temperature variations has been simulated and the results represent suitable stability. The fault tolerance of the circuit which is occurred by the displacement faults represents normal operation of the circuit.Conclusion: As the counter is an element which is implemented in several digital systems, its area reduction causes the whole system area to be reduced. Also, the circuit delay has been decreased significantly which means that the circuit can be employed by high speed systems.
کلیدواژه ها:
نویسندگان
G. Asadi Ghiasvand
Department of Electronic Engineering, Shahr-e-Qods Branch, Islamic Azad University, Tehran, Iran.
M. Zare
Department of Electronic Engineering, Shahr-e-Qods Branch, Islamic Azad University, Tehran, Iran.
M. Mahdavi
Department of Electronic Engineering, Shahr-e-Qods Branch, Islamic Azad University, Tehran, Iran.
مراجع و منابع این مقاله:
لیست زیر مراجع و منابع استفاده شده در این مقاله را نمایش می دهد. این مراجع به صورت کاملا ماشینی و بر اساس هوش مصنوعی استخراج شده اند و لذا ممکن است دارای اشکالاتی باشند که به مرور زمان دقت استخراج این محتوا افزایش می یابد. مراجعی که مقالات مربوط به آنها در سیویلیکا نمایه شده و پیدا شده اند، به خود مقاله لینک شده اند :