Design and Performance Analysis of ۶H-SiC Metal-Semiconductor Field-Effect Transistor with Undoped and Recessed Area under Gate in ۱۰nm Technology

سال انتشار: 1402
نوع سند: مقاله ژورنالی
زبان: انگلیسی
مشاهده: 116

فایل این مقاله در 8 صفحه با فرمت PDF قابل دریافت می باشد

استخراج به نرم افزارهای پژوهشی:

لینک ثابت به این مقاله:

شناسه ملی سند علمی:

JR_IJE-36-12_016

تاریخ نمایه سازی: 3 آبان 1402

چکیده مقاله:

In this paper, the impact of the undoped and recessed gate structure on the performance of the silicon carbide metal semiconductor field effect transistor is presented. The importance of the silicon carbide metal semiconductor field effect transistor analyzed using technology computer aided design simulations in ۱۰ nanometer technology. The proposed undoped gate structure has minimized ionized impurity scattering, leading to increased electron mobility and improved carrier concentration. Performance metrics such as drain current, transconductance, subthreshold slope, and cutoff frequency were evaluated and compared with conventional silicon carbide metal semiconductor field effect transistor structures. The proposed device exhibits superior current driving capabilities, enhanced transconductance, and reduced leakage currents, leading to improved power efficiency. Moreover, the recessed gate structure contributes to a significant reduction in short-channel effects, making the device more suitable for high frequency applications. The simulation parameters were calculated and compared with conventional structure with the length of the source and drain in ۱۰ nanometer node. Therefore the drain current of this proposed device has been improved by ۶۸%.

نویسندگان

A. Krishnamurthy

Department of Electronics and Communication Engineering, Princeton Institution of Engineering and Technology for Women, Hyderabad, India

D. Venkatarami Reddy

Department of Electronics and Communication Engineering, Kodada Institute of Technology and Science for Women, Kodad, TS, India

E. Radhamma

Department of Electronics and Communication Engineering, Teegala Krishna Reddy Engineering College, Meerpet, Hyderabad, TS, India

B. Jyothirmayee

Department of Electronics and Communication Engineering, Sana Engineering College, Kodad, TS, India

D. Sreenivasa Rao

Department of Electronics and Communication Engineering, Koneru Lakshmaiah Education Foundation, Green Fields, Vaddeswaram, Andhra Pradesh, India

V. Agarwal

Department of Electronics and Communication Engineering, Koneru Lakshmaiah Education Foundation, Green Fields, Vaddeswaram, Andhra Pradesh, India

B. Balaji

Department of Electronics and Communication Engineering, Koneru Lakshmaiah Education Foundation, Green Fields, Vaddeswaram, Andhra Pradesh, India

مراجع و منابع این مقاله:

لیست زیر مراجع و منابع استفاده شده در این مقاله را نمایش می دهد. این مراجع به صورت کاملا ماشینی و بر اساس هوش مصنوعی استخراج شده اند و لذا ممکن است دارای اشکالاتی باشند که به مرور زمان دقت استخراج این محتوا افزایش می یابد. مراجعی که مقالات مربوط به آنها در سیویلیکا نمایه شده و پیدا شده اند، به خود مقاله لینک شده اند :
  • Gowthami, Y., Balaji, B. and Srinivasa Rao, K., "Performance analysis ...
  • Radhamma, E., Vemana Chary, D., Krishnamurthy, A., Venkatarami Reddy, D., ...
  • Bhat, A.M., Shafi, N., Sahu, C. and Periasamy, C., "Algan/gan ...
  • Mokhtari, A. and Kabiri, P., "A new multi-valued logic buffer ...
  • Dixit, A. and Gupta, N., "A compact model of gate ...
  • Goel, A., Rewari, S., Verma, S., Deswal, S. and Gupta, ...
  • Rafiee, A., Nickabadi, S., Nobarian, M., Tagimalek, H. and Khatami, ...
  • Wei, J., Zhang, M., Li, B., Tang, X. and Chen, ...
  • Balaji, B., Srinivasa Rao, K., Girija Sravani, K., Bindu Madhav, ...
  • Sravani, S.S., Balaji, B., Rao, K.S., Babu, A.N., Aditya, M. ...
  • نمایش کامل مراجع