A Full Adder Cell Based on MOSFET Technology to apply in Arithmetic circuits
سال انتشار: 1400
نوع سند: مقاله ژورنالی
زبان: انگلیسی
مشاهده: 217
فایل این مقاله در 16 صفحه با فرمت PDF قابل دریافت می باشد
- صدور گواهی نمایه سازی
- من نویسنده این مقاله هستم
استخراج به نرم افزارهای پژوهشی:
شناسه ملی سند علمی:
JR_JACR-12-2_001
تاریخ نمایه سازی: 24 اسفند 1400
چکیده مقاله:
In this paper, a full adder cell based on a parallel design using MOSFET technology is presented. The main goal of designing this full adder cell is to reduce critical path delay in adder circuits. The proposed design by reduces length of data path and positively, affects speed and power consumption parameters. In order to evaluate the proposed full adder cell, several simulations are performed in different load capacitors, frequencies and temperatures using HSPICE in ۳۲nm CMOS technologies. The proposed full adder cells were compared with eight other full adder cells using ۴-bit Ripple Carry Adder (RCA) and ۸-bit RCA circuits in power consumption, speed, and Power Delay Product (PDP) parameters. The obtained results indicate that the proposed design is faster than other designs due to a shortened data path. The results of the simulations confirm the higher efficiency of the proposed full adder cell with respect to other designs.
کلیدواژه ها:
نویسندگان
Mokhtar Mohammadi Ghanatghestani
Department of Computer, Bam Branch, Islamic Azad University, Bam, Iran
Fatemeh Mohammadi Ghanatghestani
Department of Computer Engineering, Kerman Branch, Islamic Azad University, Kerman, Iran