An Enhanced Self-checking Carry Select Adder Utilizing the Concept of Self-checking Full Adder

سال انتشار: 1400
نوع سند: مقاله ژورنالی
زبان: انگلیسی
مشاهده: 223

فایل این مقاله در 10 صفحه با فرمت PDF قابل دریافت می باشد

استخراج به نرم افزارهای پژوهشی:

لینک ثابت به این مقاله:

شناسه ملی سند علمی:

JR_IJE-34-2_015

تاریخ نمایه سازی: 6 اردیبهشت 1400

چکیده مقاله:

In this paper, an enhanced self-checking carry select adder (CSeA) architecture is introduced. However, we first show that the carry select adder design presented literature does not have the self-checking property in all of its parts in spite of the stated claim. Then, we present a corrected design with the self-checking property that requires more overheads. In addition, we reveal some mistakes in reporting the transistor count of the proposed design in the literature in different sizes, and correct them which again leads to more transistor count and overhead. At the end, due to the fact that the performance of a CSeA depends on its grouping structure, the area overheads of different CSeAs including the corrected designs and the best of previous self-checking designs will be evaluated with respect to the same-size and different-size grouping structures. These evaluations show the comparison of different CSeAs, more appropriate compared to the previous evaluations.

نویسندگان

M. Valinataj

School of Electrical and Computer Engineering, Babol Noshirvani University of Technology, Babol, Iran

مراجع و منابع این مقاله:

لیست زیر مراجع و منابع استفاده شده در این مقاله را نمایش می دهد. این مراجع به صورت کاملا ماشینی و بر اساس هوش مصنوعی استخراج شده اند و لذا ممکن است دارای اشکالاتی باشند که به مرور زمان دقت استخراج این محتوا افزایش می یابد. مراجعی که مقالات مربوط به آنها در سیویلیکا نمایه شده و پیدا شده اند، به خود مقاله لینک شده اند :
  • 1.     Akbar, M. A. and Lee, J., "Self-repairing adder using ...
  • 2.     Mukherjee, A. and Dhar, A. S., "Real-time fault-tolerance with ...
  • 3.     Moradian, H., Lee, J.-A. and Hashmi, A., "Self-repairing radix-2 ...
  • 4.     Moradian, H., Lee, J.-A. and Yu, J., "Efficient low-cost ...
  • 5.     Valinataj, M., Mohammadnezhad, A. and Nurmi, J., "A low-cost ...
  • 6.     Valinataj, M., "Novel parity-preserving reversible logic array multipliers", The ...
  • 7.     Eslami-Chalandar, F., Valinataj, M. and Jazayeri, H., "Reversible logic ...
  • 8. Akbar, M. A. and Lee, J., "Comments on “Self-Checking ...
  • 9. Nam, M., Choi, Y. and Cho, K., "High-speed and ...
  • 10. Mohammadnezhad, A. and Valinataj, M., "Enhancing speed, area and ...
  • 11. Smith, J. E. and Lam, P. "A theory of ...
  • 12. Carter, W. C. and Schneider, P. R., "Design of ...
  • 13. Ramkumar, B. and Kittur, H. M., "Low-power and area-efficient ...
  • 14. Manju, S. and Sornagopal, V., “An efficient SQRT architecture ...
  • 15. Mohanty, B. K. and Patel, S. K., “Area–delay–power efficient ...
  • 16. Vasudevan, D. P., Lala, P. K. and Parkerson, J. ...
  • 17. Mehrabani, Y. S. and Shafiabadi, M. H., “Symmetrical, low-power, ...
  • 18. Ghorbani, S., Ghorbani, S. and Kashyzadeh, K. R., “Taguchi ...
  • 19. Belgacem, H., Chiraz, K., and Rached, T., “Pass transistor ...
  • 20. Fathi, A, Mashoufi, B., and Azizian, S., “Very fast, ...
  • 21. Lo, J. C., “Novel area-time efficient static cmos totally ...
  • 22. Kim, Y. and Kim, L.-S., "64-bit carry-select adder with ...
  • نمایش کامل مراجع