Using Chip Master Planning in Automatic ASIC Design Flow to Improve Performance and Buffer Resource Management
سال انتشار: 1388
نوع سند: مقاله ژورنالی
زبان: انگلیسی
مشاهده: 382
فایل این مقاله در 12 صفحه با فرمت PDF قابل دریافت می باشد
- صدور گواهی نمایه سازی
- من نویسنده این مقاله هستم
استخراج به نرم افزارهای پژوهشی:
شناسه ملی سند علمی:
JR_JCR-3-2_005
تاریخ نمایه سازی: 23 دی 1396
چکیده مقاله:
Modern integrated circuits consist of millions of standard cells and routing paths. In nano-scale designs, mis-prediction is a dominant problem that may diminish the quality of physical design algorithms or even result in the disruption of the convergence of the design cycle. In this paper, a new planning methodology is presented in which a master-plan of the chip is constructed at the early levels of the physical design, preparing for the operation of the subsequent physical design stages. As a proof of concept study, the proposed planning design flow is applied to both wire planning and buffer resource planning, and the outcomes are compared against conventional contributions. Experimental results reveal considerable improvements in terms of performance, timing yield and buffer usage.
کلیدواژه ها:
نویسندگان
Ali Jahanian
Department of Electrical and Computer Engineering, Shahid Beheshti University, G. C., Tehran, Iran
Morteza Saheb Zamani
IT and Computer Engineering Department, Amirkabir University of Technology, Tehran, Iran