

عنوان مقاله:

Fault Tolerance in a RISC Asynchronous Processor Using Flow Graph Checking

محل انتشار:

دوازدهمین کنفرانس سالانه انجمن کامپیوتر ایران (سال: 1385)

تعداد صفحات اصل مقاله: 6

نویسندگان: Mirzaaghatabar - *Sharif University of Technology, Tehran, Iran*

Miremadi - Sharif University of Technology, Tehran, Iran

Pedram - Amirkabir University of Technology, Tehran, Iran

خلاصه مقاله:

This paper introduces a fault-tolerant asynchronous RISC microprocessor, called FTARM, which combines several error detection mechanisms to increase the fault coverage. The FTARM is implemented using the verilog. To evaluate the FTARM, different workloads were run on its implementation using the Verilog HDL. The evaluation is based on some thing about 2000 different transient and permanent single stuck-at-faults. The results show that more than 98% .faults were detected. The Verilog model of FTARM is synthesized, where about 25% area overhead was observed

کلمات کلیدی: Fault Tolerance; Watchdog Module; Flow Graph; Asynchronous Processor; TMR; Persia Synthesis Tool

لینک ثابت مقاله در پایگاه سیویلیکا:

https://civilica.com/doc/44420

