Design and Performance Analysis of High-k Gate All Around Fin-field Effect Transistor

  • سال انتشار: 1403
  • محل انتشار: ماهنامه بین المللی مهندسی، دوره: 37، شماره: 3
  • کد COI اختصاصی: JR_IJE-37-3_004
  • زبان مقاله: انگلیسی
  • تعداد مشاهده: 38
دانلود فایل این مقاله

نویسندگان

K. Rohith Sai

Department of Electronics and Communication Engineering, Koneru Lakshmaiah Education Foundation, Green Fields, Vaddeswaram, Andhra Pradesh, India

K. Girija Sravani

Department of Electronics and Communication Engineering, Koneru Lakshmaiah Education Foundation, Green Fields, Vaddeswaram, Andhra Pradesh, India

K. Srinivasa Rao

Department of Electronics and Communication Engineering, Koneru Lakshmaiah Education Foundation, Green Fields, Vaddeswaram, Andhra Pradesh, India

B. Balaji

Department of Electronics and Communication Engineering, Koneru Lakshmaiah Education Foundation, Green Fields, Vaddeswaram, Andhra Pradesh, India

V. Agarwal

Department of Electronics and Communication Engineering, Koneru Lakshmaiah Education Foundation, Green Fields, Vaddeswaram, Andhra Pradesh, India

چکیده

This paper introduces and investigates a symmetrical structural design centered around a Nanoscale Fin Field-Effect Transistor (Fin-FET). Employing advanced tcad simulation techniques, the study discusses the characteristics of the Fin-FET. Here, a comprehensive exploration of the device performance across a spectrum of parameters, including drain current, electric field distribution, surface potential variations, energy band configurations, carrier concentration behaviors, and the Ion/Ioff ratio. Through rigorous analysis, the research sheds light on the symmetrical design's impact on these fundamental aspects of the Fin-FET's operation. The insights gained from this study hold the potential to enhance our understanding of device behavior, paving the road for refined designs and optimized utilization of Fin-FET technology in advanced semiconductor applications. Several types of engineering's are applied to test the device under various aspects. Gate engineering, doping engineering, and work function engineering were applied to test the device drain current characteristics. Therefore, this proposed has been widely adopted in modern Nano scale semiconductor devices.

کلیدواژه ها

Silicon dioxide, Gate engineering, Drain current, Fin shape, Symmetric

اطلاعات بیشتر در مورد COI

COI مخفف عبارت CIVILICA Object Identifier به معنی شناسه سیویلیکا برای اسناد است. COI کدی است که مطابق محل انتشار، به مقالات کنفرانسها و ژورنالهای داخل کشور به هنگام نمایه سازی بر روی پایگاه استنادی سیویلیکا اختصاص می یابد.

کد COI به مفهوم کد ملی اسناد نمایه شده در سیویلیکا است و کدی یکتا و ثابت است و به همین دلیل همواره قابلیت استناد و پیگیری دارد.